## **IN THE CLAIMS:**

1. (original) A phase-error suppressor for use with a plurality of transistors having a common source coupled to a current generator and configured to receive signals at a frequency, comprising:

an inductor, coupled between said common source and said current generator, configured to resonate proportionally to said frequency with a first capacitance associated with said plurality of transistors.

- 2. (original) The phase-error suppressor as recited in Claim 1 wherein said plurality of transistors and said current generator form a portion of a system selected from the group consisting of:
  - a quadrature oscillator buffer,
  - a quadrature oscillator, and
  - a quadrature mixer.
- 3. (original) The phase-error suppressor as recited in Claim 1 wherein said inductor and said first capacitance resonate at twice said frequency.
- 4. (original) The phase-error suppressor as recited in Claim 1 wherein said first capacitance is dominated by a base-to-emitter capacitance of at least one of said plurality of transistors.
- 5. (original) The phase-error suppressor as recited in Claim 1 further comprising a capacitor coupled to said inductor and coupled in parallel to said current generator, said capacitor being configured to shunt said inductor to ground at a selected radio frequency (RF).
  - 6. (original) The phase-error suppressor as recited in Claim 1 wherein said frequency is

at least three GHz.

- 7. (original) The phase-error suppressor as recited in Claim 1 where said signals are four periodic local oscillator signals having a 90 degree phase difference.
- 8. (original) A method of suppressing a phase-error for use with a plurality of transistors having a common source coupled to a current generator and configured to receive signals at a frequency, comprising:

coupling an inductor in series between said common source and said current generator; and causing said inductor to resonate proportionally at said frequency with a first capacitance associated with said plurality of transistors thereby suppressing a phase-error associated with said signals.

- 9. (original) The method as recited in Claim 8 wherein said plurality of transistors and said current generator form a portion of a system selected from the group consisting of:
  - a quadrature oscillator buffer,
  - a quadrature oscillator, and
  - a quadrature mixer.
- 10. (original) The method as recited in Claim 8 wherein said inductor and said first capacitance resonate at twice said frequency.
- 11. (original) The method as recited in Claim 8 wherein said first capacitance is dominated by a gate-to-source capacitance of said transistors.
- 12. (original) The method as recited in Claim 8 further comprising coupling a capacitor to said inductor and in parallel to said current generator, said capacitor shunting said inductor to ground at a selected radio frequency (RF).

- 13. (original) The method as recited in Claim 8 wherein said frequency is at least three GHz.
- 14. (currently amended) The method as recited in Claim <u>8</u> 4 wherein said signals are four periodic local oscillator signals having a 90 degree phase difference.
- 15. (original) An image-rejecting down-converter for use with a radio frequency (RF) receiver, comprising:

a local oscillator (LO) configured to provide an in-phase signal and a quadrature-phase signal at a frequency;

a quadrature mixer configured to combine said in-phase and said quadrature-phase signals with a RF signal; and

a quadrature oscillator buffer, coupled between said LO and said quadrature mixer, including:

a plurality of transistors having a common source coupled to a current generator and configured to receive one of said in-phase and said quadrature-phase signals from said LO at said frequency; and

an inductor, coupled between said common source and said current generator configured to resonate proportionally to said frequency with a first capacitance associated with said plurality of transistors to suppress a phase-error between said in-phase and said quadrature-phase signals.

16. (original) The image rejecting down-converter as recited in Claim 15 wherein said quadrature mixer, includes:

a second plurality of transistors having a second common source coupled to a second current generator and configured to receive one of said in-phase and said quadrature-phase signals at said frequency; and

a second inductor, coupled between said second common source and said second current generator, configured to resonate proportionally to said frequency with a second capacitance associated with said second plurality of transistors to suppress phase-error between said in-phase and said quadrature-phase signals.

- 17. (original) The image rejecting down-converter as recited in Claim 15 wherein said inductor and said first capacitance resonate at twice said frequency.
- 18. (original) The image rejecting down-converter as recited in Claim 15 wherein said first capacitance is dominated by a base-to-emitter capacitance of at least one of said plurality of transistors.
- 19. (original) The image rejecting down-converter as recited in Claim 15 wherein said quadrature oscillator buffer further comprises a capacitor, coupled to said inductor and coupled in parallel to said current generator, said capacitor being configured to shunt said inductor to ground at a selected RF.
- 20. (original) The image rejecting down-converter as recited in Claim 15 wherein said frequency is at least three GHz.
- 21. (original) The image rejecting down-converter as recited in Claim 15 where said inphase and said quadrature-phase signals are four periodic local oscillator signals having a 90 degree phase difference.